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Abstract—A 400MHz CMOS fifth-order linear phase gm-c 
filter based on current-mode (CM) leapfrog (LF) structure is 
realized. The filter is implemented using a fully-differential 
linear operational transconductance amplifier (OTA) based on 
source degeneration topology. PSpice simulations in a standard 
TSMC 0.18µm CMOS process and with 2.5V power supply 
have shown that the cut-off frequency of the filter ranges from 
330MHz to 450MHz and dynamic range is about 64dB. The 
group delay is approximately 4% over the whole tuning range 
and total power consumption is only 190mW at 400MHz 
cut-off frequency.  
 
I. INTRODUCTION 
The design of analogue circuits with high frequency 
operation and low power consumption has received 
world-wide attention for over 20 years. In recent years, 
several continuous-time integrated filters have been realized 
successfully and used for computer hard disk drive (HDD) 
design [1-7]. The HDD industry is looking for 
developments in read channel chips to push data rates to a 
higher speed, along with low power and low cost solutions.  
However, designing filters operating at UHF in pure CMOS 
process is a big challenge. The small-signal 
transconductance of CMOS devices, unlike bipolar devices, 
increases with both current and gate dimensions, and usually 
for high-frequency applications the resulting circuits require 
high power consumption and huge transistor dimensions 
that increase the parasitic capacitance.  
Continuous-time filter design using cascade and LC 
ladder simulation methods have been developed very well. 
However, results have shown that cascade structures possess 
higher magnitude sensitivity; filters based on LC ladder 
simulation cannot realize real zeros directly, since LC ladder 
prototypes can only produce imaginary zeros. Therefore, 
multiple loop feedback (MLF) structures have been 
introduced for HDD read channel filtering. On the other 
hand, analog signal processing in current domain can offer 
advantages for many applications and current-mode (CM) 
filters have received much attention. For current signal 
processing and filtering, circuits are normally based on 
current integrators, current amplifiers, and current feedback, 
with current inputs to circuit nodes and current outputs from 
OTA output terminals. In this paper a fifth-order linear 
phase low-pass filter with gain boost using current-mode 
MLF LF structure is described. 
The paper is organized in five sections. The filter 
architecture and synthesis are described in Section II. The 
design of a fully-balanced two inputs and four outputs OTA 
is discussed in Section III. The simulation results are given 
in Section IV, and finally conclusions are given in Section 
V. 
 
II. FILTER ARCHITECTURE AND SYNTHESIS    
The 7th order linear phase filter was used in the literature 
[4-6]. In this paper, we propose a 5th order current-mode LF 
linear phase filter for computer HDD read channels. A 
critical design aspect of filters performing the equalization 
function is the gain boost capability. Boosting is done to 
shape the spectrum of the received signal according to the 
desired equalization of a PRML read channel. This feature is 
typically realized through two real zeroes without changing 
the group delay response. Several topologies have been 
proposed to realize these symmetric zeros. Many of them 
make use of additional circuits (amplifiers, derivators, etc.) 
that require a large amount of power to keep the parasitic 
poles out of the band of interest. In the circuit shown in 
Figure 1, the zeros are realized by just adding two extra 
OTAs.  
The normalized characteristic of a fifth-order lowpass 
equiripple linear phase filter with real zeros at the cut-off 
frequency is given by: 
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The fully-balanced OTA-C realization of the function in 
(1) using the CM LF structure with output summation OTAs 
is shown in Figure 1. With τj = Cj/gj, αj=gaj/gj the overall 
transfer function of the circuit can be derived as:  
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The design formulae for the equalizer can be attained by 
coefficient matching between (1) and (2) [8, 9]. The resulting 
pole and zero parameters are: 
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The equalizer is designed with identical unit OTAs using the 
CMOS OTA cell in Figure 2, with selected transconductance 
gj of 1.6mS, to improve OTA matching and facilitate design 
automation. The design of the unity OTA will be discussed 
in next section. The cut-off frequency of the equalizer is 
chosen as 400 MHz. Using the computed parameter values, 
the capacitor values can be calculated, but the parasitic 
capacitance must also be taken into account. For the circuit 
of Figure 2, the parasitic capacitance is about 0.15pF. The 
capacitance values are recalculated below: 
SgSgpFCC
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III. FULLY-BALANCED OPERATIONAL 
TRANSCONDUCTANCE AMPLIFIER 
Fast data transmission requires high performance 
filtering blocks, most of the cases with linear phase 
characteristics. OTA-C filters are an option for these 
applications provided that they are compliant with both 
linearity and frequency specifications. The OTA is one of 
the most important blocks for the UHF applications. 
Topologies based on pseudo-differential pair amplifiers 
have been used in [10]. This approach can be very efficient 
in terms of power consumption but the rejection to supply 
noise is limited, especially for high frequency circuits. The 
tunable OTA based on input differential pair with source 
degeneration has been used for a long time [5-8, 11]. This 
technique improves linearity of the circuit by using local 
feedback; the larger the feedback (source degeneration 
factor) the better linearity is. Large transconductances are 
needed for the implementation of high-frequency filters. 
The implementation of large transconductances requires the 
use of wider and shorter transistors. However, the use of 
large transistor widths can cost more power and increase 
excess phase of the OTA at high frequency. The use of 
small transistor lengths pushes the parasitic poles to higher 
frequencies, but the OTA DC gain is reduced and mobility 
degradation effects become more severe.  
 
Figure 1 Fifth-order CM LF OTA-C equalizer with output summation OTAs  
In order to match the structure of the filter which we 
presented in section II, the two input and four output OTA 
are needed. The proposed multiple input and multiple output 
OTA is presented in Figure 2, the sources of the input 
devices are connected to their substrate, which is a common 
P−well to prevent body effects.  
 
Figure 2 Fully-balanced OTA unit cell 
The presented structure uses two parallel differential 
pairs in the input stage. The output stages consist of eight 
current mirrors. The input stage currents are differentially 
mirrored through P−type current mirrors M10,12  M11,13  
M14,16  M15,17 and N−type current mirrors M18,20  M19,21  
M22,24  M23,25  to the outputs. Assuming matching between 
transistors, the output differential current Iout = Ioutput1 −  
Ioutput4 = Ioutput2 −  Ioutput3. The gate voltages of MR1 and MR2 
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are connected to the separate source followers M9 and M8 
biased with a control current I1, so that both DC level shifts 
are identical and tuning is obtained via I1 without disturbing 
the bias current of the input stage. It is worth mentioning that 
the geometry of the input devices also affects the DC 
transconductance value, and these are usually designed to be 
large in order to improve matching of threshold voltage VT 
and K between the transconductance stages. In order to shift 
the poles to higher frequencies and get the large 
transconductance the channel length used for these devices is 
the minimum length allowed by the process. The MR1 and 
MR2 are connected in parallel to increase the total 
transconductance value and therefore the widths of four input 
stage transistors can be designed quite small, which can 
optimize the power consumption, parasitic effects and high 
frequency response. Using a first-order transistor model and 
neglecting the mobility degradation and output resistance 
effects, we have: 
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Where ID is the drain current of transistors of M1 and M2, 
Vcm is the supplied common mode voltage. VT is the 
threshold voltage. L1, W1, L2, W2 are the width and length 
of transistors M1 and M2, respectively and µn, and Cox, are 
mobility, and oxide capacitance per unit area. Therefore, the 
transconductance of M1 and M2 are expressed as:   
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The total transconductance of the proposed OTA can be 
expressed as (gm1=gm2): 
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The source degeneration factor is defined as N=gm1R, R 
is the resistance of the source degeneration transistors.  
The differential pair formed by M1, M2 is degenerated 
by two NMOS transistors operating in triode region (MR1, 
MR2). The total drain current of MOS transistors MR1 and 
MR2 in triode region is given by, where Vds is much smaller 
than VGS-VT  
dsTGSR VVVKI )(22,1 −=               (6) 
Where K=0.5µnCox(W/L) is the N−type transconductance 
parameter. Then:  
2,12,12,1 2)( RRRout IIII =−−=             (7) 
By substituting (6) into (7) we get: 
dsTGSout VVVKI )(4 −=                  (8) 
Note that Vds ≈ Vid when source degeneration is deep.  
Therefore, we get: 
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Where Vid = Vinput1 – Vinput2, Vid is the differential input 
voltage and gm is the DC transconductance of the OTA given 
by: 
TGSBBm VVVVKR
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From (9) and (10), we can see that the OTA exhibits a 
linear V−I characteristic with the assumptions made. 
However, in practice, second−order effects such as body 
effects, mobility reduction, and channel length modulation 
will degrade the V−I function of the OTA. Equation (10) 
shows that the transconductance value can be controlled by 
varying the bias voltage VB. Thus, the allowed values of VB 
determine the achievable transconductance tuning range. As 
can be seen from the OTA circuit, tuning is performed by a 
loop controlling current I1.  
IV. SIMULATION RESULTS 
The filter was designed and simulated using BSIM 3v3 
Spice models for a TSMC 0.18µm CMOS process available 
from MOSIS [12]. Figure 3 shows the magnitude response of 
the filter with and without the gain boost. As can be seen 
from Figure 3, the gain boost of the filter is about 6dB. By 
varying the bias current I1 of the unit OTA cell, the tuning 
range of cut-off frequency without gain boost is 330-450 
MHz, as shown in Figure 4.   
 
Figure 3 Simulated magnitude response of the filter without and with 
gain boost 
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Figure 4 Simulated magnitude response of the filter with different bias 
currents 
The filter phase response is fairly linear, as can be seen 
from Figure 5; the filter group delay ripple (GDR) up to 
twice of the cut-off frequency is approximately 4%. As can 
also be seen from Figure 5, the GDR of the filter with gain 
boost is only slightly different from the GDR of the filter 
without gain boost, which means the presented filter is very 
suitable for HDD read channels.     
 
Figure 5 Simulated group delay response at fc =400MHz 
 
Simulations of the filter have shown a total harmonic 
distortion (THD) of less than 1% with a single tone of 
1250µA at 10MHz. The dynamic range (DR) is over 64dB 
at fc =400MHz and the total power consumption of the filter 
is about 190mW at 400MHz cut-off frequency for a single 
2.5V power supply. The comparison of this circuit with 
some others in the literature is given in Table 1.  
 
V. CONCLUSIONS 
A CMOS 400MHz current-mode fifth-order linear phase 
leapfrog equalizer has been described. A linear multiple 
output OTA based on source degeneration topology with a 
typically large transconductance has been used. Simulation 
results in 2.5V 0.18µm CMOS have shown the frequency 
range of 330−450MHz, dynamic range of 64dB, power 
consumption of 190mW, and group delay ripple of 4%. 
These results have demonstrated that the proposed CM LF 
equalizer is well suitable for advanced hard disk read 
channel applications.  
Table 1 COMPARISON WITH OTHER FILTER DESIGNS 
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